Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Retaining cache entries of a processor core during a powered-down state

Retaining cache entries of a processor core during a powered-down state

US Patent 10956332 · Granted Mar 23, 2021

Estimated economic value: $85,424,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Super-temporal cache replacement policy2025
Protection against branch target buffer poisoning by a management layer2025
Smart cache cleaner2025
System and method for controlling power consumption in processor using interconn2025
Remote acceleration for data dependent address calculation2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025
Storing incidental branch predictions to reduce latency of misprediction recover2025
Processor-guided execution of offloaded instructions using fixed function operat2024
Processor-guided execution of offloaded instructions using fixed function operat2024
Merged branch target buffer entries2024
Hierarchical asymmetric core attribute detection2024
Methods and apparatus for managing register free lists2024