Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error bounded multiplication by invariant rationals

Error bounded multiplication by invariant rationals

US Patent 10949167 · Granted Mar 16, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus, device, method, and computer program for generating a register transf2025
Automatic code generation of optimized RTL via redundant code removal2025
Method and apparatus for use in the design and manufacture of integrated circuit2024
Trailing or leading digit anticipator2024
Efficient dual-path floating-point arithmetic operators2024
Partially and fully parallel normaliser2024
Error bounded multiplication by invariant rationals2023
Implementing fixed-point polynomials in hardware logic2023
Method and apparatus for use in the design and manufacture of integrated circuit2023
Trailing or leading digit anticipator2023
Implementing fixed-point polynomials in hardware logic2021
Partially and fully parallel normaliser2021