Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming three-dimensional integrated circuit having ESD protection circuit

Method of forming three-dimensional integrated circuit having ESD protection circuit

US Patent 10943897 · Granted Mar 9, 2021

Estimated economic value: $21,774,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Guard ring and circuit device2025
Method and system for latch-up prevention2025
Integrated circuit device and method2025
Self-biasing ESD power clamp2025
Electrostatic discharge circuit and method of operating same2025
Semiconductor device with ESD protection and methods of operating and configurin2025
Overdrive I/O ESD protection network2025
Semiconductor and circuit structures, and related methods2025
Circuit and method for high voltage tolerant ESD protection2025
Backside PN junction diode2024
Electrostatic discharge (ESD) array with back end of line (BEOL) connection in a2024
Semiconductor device including dummy conductive cells2024