Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus, method and system for providing termination for multiple chips of an integrated circuit package

Apparatus, method and system for providing termination for multiple chips of an integrated circuit package

US Patent 10943640 · Granted Mar 9, 2021

Estimated economic value: $45,039,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power memory module2025
Self-healing low speed serial interface2025
Page offlining based on fault-aware prediction of imminent memory error2025
Perfect row hammer tracking with multiple count increments2025
Per bank refresh hazard avoidance for large scale memory2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Adaptive internal error scrubbing and error handling2025
Method and apparatus for memory chip row hammer threat backpressure signal and h2025
Logic die in a multi-chip package having a configurable physical interface to on2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Stacked memory chip solution with reduced package inputs/outputs (I/Os)2025
Buffer that supports burst transfers having parallel CRC and data transmissions2025