Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Defective bit line management in connection with a memory access

Defective bit line management in connection with a memory access

US Patent 10942799 · Granted Mar 9, 2021

Estimated economic value: $45,039,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Soft read for NVM that is subject to destructive reads2025
Configuration of a memory device for programming memory cells2025
Staggered read recovery for improved read window budget in a three dimensional (2025
Soft read operations with progressive data output2025
Soft read operations with progressive data output2025
Split block array for 3D NAND memory2025
Flash memory chip that modulates its program step voltage as a function of chip 2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Grouped global wordline driver with shared bias scheme2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Programmable and high-performance data scrambler for non-volatile memory control2025