Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for dynamic clock skew compensation

Circuit and method for dynamic clock skew compensation

US Patent 10924096 · Granted Feb 16, 2021

Estimated economic value: $46,850,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Measuring and compensating for clock tree variation2025
Low latency phase alignment for parallel data paths2025
Deterministic reset mechanism for asynchronous gearbox FIFOs for predictable lat2025
Reconfigurable mixer design enabling multiple radio architectures2023
Configurable testing of semiconductor devices2023
Configurable testing of semiconductor devices2023
Serial lane-to-lane skew reduction2022
Serial lane-to-lane skew reduction2022
Serial lane-to-lane skew reduction2022
Serial lane-to-lane skew reduction2022
Thermal calibration of a ring modulator2020
Low latency data transfer technique for mesochronous divided clocks2020