Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D SRAM/ROM with several superimposed layers and reconfigurable by transistor rear biasing

3D SRAM/ROM with several superimposed layers and reconfigurable by transistor rear biasing

US Patent 10923191 · Granted Feb 16, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Precharge circuitry for memory2025
Memory circuit2021
SRAM/ROM memory reconfigurable by supply connections2020
SRAM/ROM memory reconfigurable by supply connections2020
In memory computing (IMC) memory circuit having 6T cells2020
SRAM memory with improved end-of-read triggering2020
PVT detection circuit2020
Tri-state inverter, D latch and master-slave flip-flop comprising TFETs2018
SRAM memory bit cell comprising n-TFET and p-TFET2018
Memory cell with read transistors of the TFET and MOSFET type to reduce leakage 2017
Reconfigurable cam2017
Device with SRAM memory cells including means for polarizing wells of memory cel2017