{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory system having combined high density, low bandwidth and low density, high bandwidth memories", "item": "https://www.patentleaderboard.com/patent/10916290"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system having combined high density, low bandwidth and low density, high bandwidth memories

Memory system having combined high density, low bandwidth and low density, high bandwidth memories

US Patent 10916290 · Granted Feb 9, 2021

Estimated economic value: $402,075,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory error tracking and logging2025
Decoding status flag techniques for memory circuits2025
Memory system having combined high density, low bandwidth and low density, high 2025
Memory system having combined high density, low bandwidth and low density, high 2025
Memory error tracking and logging2024
Data corruption tracking for memory reliability2023
Memory system having combined high density, low bandwidth and low density, high 2023
Memory system having combined high density, low bandwidth and low density, high 2023
Data processing on memory controller2023
Data processing on memory controller2022
Memory system having combined high density, low bandwidth and low density, high 2022
Memory system having combined high density, low bandwidth and low density, high 2022