Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus and system for hierarchical network on chip routing

Method, apparatus and system for hierarchical network on chip routing

US Patent 10911261 · Granted Feb 2, 2021

Estimated economic value: $28,243,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Address boundary functions for physical and localized addresses2025
Systems, apparatuses, and methods for resource bandwidth enforcement2025
System, apparatus and method for functional testing of one or more fabrics of a 2023
Method, apparatus and system for handling non-posted memory write transactions i2022
System, apparatus and method for inter-die functional testing of an integrated c2021
System, apparatus and method for tunneling validated security information2021
System, apparatus and method for bulk register accesses in a processor2021
Subsystem-based SoC integration2020
Method, apparatus and system for handling non-posted memory write transactions i2020
Method, apparatus and system for automatically performing end-to-end channel map2019
Method, apparatus and system for automatically deriving parameters for an interc2019
Sending packets with expanded headers2018