Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level signal clock and data recovery

Multi-level signal clock and data recovery

US Patent 10911052 · Granted Feb 2, 2021

Estimated economic value: $46,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to speed convergence and control behavior of digital contro2023
Area efficient high-speed sequence generator and error checker2023
High speed on die shared bus for multi-channel communication2022
Optical transmitter input resistance measurement and encoder/driver modulation c2022
Communication receiver2022
Using ISI or Q calculation to adapt equalizer settings2022
Finding the eye center with a low-power eye monitor using a 3-dimensional algori2021
Variable step size to reduce convergence time of a control loop2021
Communication receiver2019
DC-coupled laser driver with AC-coupled termination element2018
Split voltage supply configuration with matched input load for single ended driv2016
Equalizer for high speed serial data links and method of initialization2016