Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel implementation of a dithering algorithm for high data rate display devices

Parallel implementation of a dithering algorithm for high data rate display devices

US Patent 10909903 · Granted Feb 2, 2021

Estimated economic value: $510,287,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low latency variable backlight liquid crystal display system2023
Low latency variable backlight liquid crystal display system2023
Parallel pipelines for computing backlight illumination fields in high dynamic r2021
Low-latency high-dynamic range liquid-crystal display device2021
Low-latency high-dynamic range liquid-crystal display device2021
Parallel pipelines for computing backlight illumination fields in high dynamic r2020
Variable refresh rate gamma correction2018
DC balancing techniques for a variable refresh rate display2017
Dynamic frame repetition in a variable refresh rate system2017
System, method, and computer program product for combining low motion blur and v2017
Techniques for avoiding and remedying DC bias buildup on a flat panel variable r2017
Data path and instruction set for packed pixel operations for video processing2017