{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory device with memory cell structure including ferroelectric data storage layer, and a first gate and a second gate", "item": "https://www.patentleaderboard.com/patent/10896711"}]}
Skip to content