{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Two-port ternary content addressable memory and layout pattern thereof, and associated memory device", "item": "https://www.patentleaderboard.com/patent/10892013"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-port ternary content addressable memory and layout pattern thereof, and associated memory device

Two-port ternary content addressable memory and layout pattern thereof, and associated memory device

US Patent 10892013 · Granted Jan 12, 2021

Estimated economic value: $2,054,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive loading-aware system management for balancing power and performance2025
Contact features of semiconductor device and method of forming same2025
Transistor source/drain contacts and methods of forming the same2025
Interface tool and methods of operation2025
Layout pattern of magnetoresistive random access memory2025
Layout pattern of magnetoresistive random access memory2025
Layout pattern of magnetoresistive random access memory2025
Layout pattern of magnetoresistive random access memory2025
Spin-orbit torque magnetic random access memory circuit and layout thereof2025
Spin-orbit torque magnetic random access memory circuit and layout thereof2025
Spin-orbit torque magnetic random access memory circuit and layout thereof2025
Spin-orbit torque magnetic random access memory circuit and layout thereof2025