Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and method for a low power correlator architecture using distributed arithmetic

Systems and method for a low power correlator architecture using distributed arithmetic

US Patent 10879877 · Granted Dec 29, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and method for a low power correlator architecture using distributed ari2022
Systems and method for a low-power correlator architecture using shifting coeffi2019
Apparatus and method for a synchronous multi-port memory2013
Apparatus and method for a synchronous multi-port memory2013
Apparatus and method for a synchronous multi-port memory2011
Deterministic collision detection2011
FIFO memory error circuit and method2010
Apparatus and method for a synchronous multi-port memory2008