Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level signaling scheme for memory interface

Multi-level signaling scheme for memory interface

US Patent 10878860 · Granted Dec 29, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual reference ZQ calibration circuits and methods2025
SSD with reference clock loss tolerant oscillator2025
System and method for valid window maximization in toggle mode link using system2025
PPA improvement for voltage mode driver and on-die termination (ODT)2025
High speed toggle mode transmitter with capacitive boosting2024
High speed toggle mode transmitter with capacitive boosting2024
High speed toggle mode transmitter with capacitive boosting2024
Two-stage high speed level shifter2024
Reference independent and noise insensitive glitch free clock multiplexer2023
High voltage protection for high-speed data interface2023
High voltage protection for high-speed data interface2023
Snapback electrostatic discharge protection for electronic circuits2022