Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory-side transaction context memory interface systems and methods, wherein first context and first address are communicated on plural wires during different clock cycles and second context (of block of the first context) is communicated on additional wire during one of the different clock cycles

Memory-side transaction context memory interface systems and methods, wherein first context and first address are communicated on plural wires during different clock cycles and second context (of block of the first context) is communicated on additional wire during one of the different clock cycles

US Patent 10877894 · Granted Dec 29, 2020

Estimated economic value: $14,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive address tracking2025
Access heatmap implementations at a host device2025
Delta predictions for page scheduling2025
Adaptive address tracking2025
Selective cache line memory encryption2025
Memory-aware pre-fetching and cache bypassing systems and methods2025
Fast failure recovery of applications2025
Systems and methods for continuous in-memory versioning2025
Adaptive control for in-memory versioning2025
Performance monitoring for a memory system2025
Memory phase monitoring and scheduling system using memory usage statistics2025
Techniques to generate access heatmaps at a memory device2024