Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dispatching, allocating, and deallocating instructions with real/virtual and region tags in a queue in a processor

Dispatching, allocating, and deallocating instructions with real/virtual and region tags in a queue in a processor

US Patent 10877763 · Granted Dec 29, 2020

Estimated economic value: $5,669,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Routing instruction results to a register block of a subdivided register file ba2025
Routing instruction results to a register block of a subdivided register file ba2025
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Parallel slice processor having a recirculating load-store queue for fast deallo2024
Assignment of microprocessor register tags at issue time2024
Assignment of microprocessor register tags at issue time2024
Fast mapper restore for flush in processor2024
Fast mapper restore for flush in processor2024
Loosely-coupled slice target file data2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024