Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partitioning in a compiler flow for a heterogeneous multi-core architecture

Partitioning in a compiler flow for a heterogeneous multi-core architecture

US Patent 10872057 · Granted Dec 22, 2020

Estimated economic value: $97,972,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control and reconfiguration of data flow graphs on heterogeneous computing platf2023
Hardware-software design flow with high-level synthesis for heterogeneous and pr2023
Implementing an application specified as a data flow graph in an array of data p2022
Control and reconfiguration of data flow graphs on heterogeneous computing platf2022
Dataflow graph programming environment for a heterogenous processing system2021
Hardware-software design flow with high-level synthesis for heterogeneous and pr2021
Constraints for applications in a heterogeneous programming environment2021
Flow convergence during hardware-software design for heterogeneous and programma2021
Hardware-software design flow for heterogeneous and programmable devices2021
Compilation flow for a heterogeneous multi-core architecture2020
Control and reconfiguration of data flow graphs on heterogeneous computing platf2020
Stream FIFO insertion in a compilation flow for a heterogeneous multi-core archi2020