Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and methods for optimizing dirty memory pages in embedded devices

Apparatus and methods for optimizing dirty memory pages in embedded devices

US Patent 10855818 · Granted Dec 1, 2020

Estimated economic value: $55,046,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and methods for optimizing dirty memory pages in embedded devices2018
Apparatus and methods for optimizing dirty memory pages in embedded devices2018
Bounded installation time optimization of applications2015
Reconstruction of garbage collection information2013
Cellular compositions and methods of making and using them2009