Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming semiconductor device having a multi-thickness gate trench dielectric layer

Method for forming semiconductor device having a multi-thickness gate trench dielectric layer

US Patent 10847517 · Granted Nov 24, 2020

Estimated economic value: $935,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device and manufacturing method thereof2025
Semiconductor device having contact plug connected to gate structure on PMOS reg2025
Semiconductor device and method of fabricating the same2025
Semiconductor device and method for fabricating the same2024
Semiconductor device having contact plug connected to gate structure on PMOS reg2024
Semiconductor memory device2024
Semiconductor device2023
Semiconductor device having contact plug connected to gate structure on PMOS reg2023
Semiconductor device and method for fabricating the same2023
Semiconductor device2023
Semiconductor memory device and method of forming the same2023
Semiconductor device and method for fabricating the same2022