Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiplying delay lock loop (MDLL) and method of averaging ring oscillator signals for jitter compensation

Multiplying delay lock loop (MDLL) and method of averaging ring oscillator signals for jitter compensation

US Patent 10840916 · Granted Nov 17, 2020

Estimated economic value: $36,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual feedback stacking method for increasing digital power amplifier supply rang2025
Quadrature chirp generation2025
Apparatus, system and method of communicating a multiple-input-multiple-output (2025
Apparatus, system and method of communicating a multiple-input-multiple-output (2025
Digital-to-time converter (DTC) non-linearity predistortion2025
Self-interference canceller2025
Methods and devices for selecting a desired sub-harmonic of a high-frequency clo2025
Communication device, hearing aid system and computer readable medium2025
Dynamic power rail floating for CDAC circuits2025
Multi-core digital power amplifier with unbalanced combiner2025
Interleaved sub-sampling phased array receiver2025
Methods and devices for digital clock multiplication of a clock to generate a hi2025