Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel memory access to on-chip memory containing regions of different addressing schemes by threads executed on parallel processing units

Parallel memory access to on-chip memory containing regions of different addressing schemes by threads executed on parallel processing units

US Patent 10838656 · Granted Nov 17, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Region-of-interest (ROI) guided sampling for AI super resolution transfer learni2025
Compiling asymmetrically-quantized neural network models for deep learning accel2025
Frame sequence quality booster using information in an information repository2025
Chemical mechanical polishing apparatus and method2025
Frame sequence quality booster under uneven quality conditions2025
Automatic dolly zoom image processing device2025
Automatic dolly zoom image processing device2025
Illumination lamp system having automatic switching function for sterilization2024
Image-guided adjustment to super-resolution operations2024
Method for performing frame interpolation based on single-directional motion and2024
AI frame engine for mobile edge2024
Online AI super resolution engine and operations2023