Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programming of memory cell having gate capacitively coupled to floating gate

Programming of memory cell having gate capacitively coupled to floating gate

US Patent 10838652 · Granted Nov 17, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bone material removal device and a method for use thereof2024
Method of improving read current stability in analog non-volatile memory by post2024
Method of improving read current stability in analog non-volatile memory by post2024
Method of screening non-volatile memory cells2024
Method of screening non-volatile memory cells2024
Bone material removal device and a method for use thereof2023
Method of reducing random telegraph noise in non-volatile memory by grouping and2023
Method of reducing random telegraph noise in non-volatile memory by grouping and2023
Bone material removal device and a method for use thereof2022
Method of improving read current stability in analog non-volatile memory by prog2022
Method of improving read current stability in analog non-volatile memory by prog2022
Method of improving read current stability in analog non-volatile memory cells b2021