Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable interface alignment buffer between DRAM and logic unit for multiple-wafer image sensors

Configurable interface alignment buffer between DRAM and logic unit for multiple-wafer image sensors

US Patent 10834352 · Granted Nov 10, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Polyol composition using glucose-containing saccharide composition, and polyuret2025
Polyester resin including diester compound and anhydrosugar alcohol, and method 2025
Non-aqueous electrolyte composition for lithium secondary battery having improve2025
CAPMID design in VRFD for HDR structure2025
Single bitline SRAM pixel and method for driving the same2025
Single bitline SRAM pixel and method for driving the same2025
Polycarbonate diol derived from ether diol of anhdrohexitol and preparation meth2024
Data processing method, apparatus, device, and medium in blockchain fund settlem2024
Solid dispersion, preparation method therefor, chain-extended polyurethane using2024
Telescopic column for x-ray imaging apparatus2024
Diisocyanate compound having anhydrosugar alcohol core and preparation method th2024
Polyol composition comprising anhydrosugar alcohols and anhydrosugar alcohol pol2024