Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sacrificial gate spacer regions for gate contacts formed over the active region of a transistor

Sacrificial gate spacer regions for gate contacts formed over the active region of a transistor

US Patent 10832961 · Granted Nov 10, 2020

Estimated economic value: $848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced linerless vias2025
Gate-all-around field-effect-transistor with wrap-around-channel inner spacer2025
Vertical field effect transistor with minimal contact to gate erosion2025
Semiconductor device having hybrid middle of line contacts2025
Semiconductor device having hybrid middle of line contacts2025
Stacked field effect transistor structure with independent gate control between 2025
Bottom contact with self-aligned spacer for stacked semiconductor devices2025
Narrowing single diffusion break2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025