Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Program verification time reduction in non-volatile memory devices

Program verification time reduction in non-volatile memory devices

US Patent 10832766 · Granted Nov 10, 2020

Estimated economic value: $31,576,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a memory device for programming memory cells2025
Lean command sequence for multi-plane read operations2025
Staggered read recovery for improved read window budget in a three dimensional (2025
Soft read operations with progressive data output2025
Split block array for 3D NAND memory2025
Flash memory chip that modulates its program step voltage as a function of chip 2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Simultaneous programming of multiple sub-blocks in NAND memory structures2025
Grouped global wordline driver with shared bias scheme2025
Method and apparatus to reduce power consumption of page buffer circuitry in a n2025
Method and apparatus for improving write uniformity in a memory device2025
Dynamic program caching2025