Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D CTF integration using hybrid charge trap layer of sin and self aligned SiGe nanodot

3D CTF integration using hybrid charge trap layer of sin and self aligned SiGe nanodot

US Patent 10825681 · Granted Nov 3, 2020

Estimated economic value: $108,601,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory forming method and memory2025
Methods of forming 3D NAND structures with decreased pitch2025
Method for forming memory and memory2024
Memory device and method for forming the same2024
Vertical transistor fabrication for memory applications2024
Tungsten defluorination by high pressure treatment2023
3-D NAND control gate enhancement2023
3D NAND structures with decreased pitch2022
Carbon layer covered mask in 3D applications2022
Plasma enhanced chemical vapor deposition of films for improved vertical etch pe2022
3-D NAND control gate enhancement2021
Vertical transistor fabrication for memory applications2021