Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller with parallel error checking and decompression

Memory controller with parallel error checking and decompression

US Patent 10824506 · Granted Nov 3, 2020

Estimated economic value: $300,344,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low latency synchronization2025
Detecting hardware errors2025
Data migration with metadata2025
Coherent agents for memory access2024
Coherent agents for memory access2024
Limiting use of encryption keys in an integrated circuit device2024
Memory-side page activity recorder2024
Correcting memory data using an error code and a memory test result2024
Dynamic improvement of a communication channel2024
Emulated endpoint configuration2024
Non-coherent and coherent connections in a multi-chip system2024
Cache memory error analysis and management thereof2024