Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Commit logic and precise exceptions in explicit dataflow graph execution architectures

Commit logic and precise exceptions in explicit dataflow graph execution architectures

US Patent 10824429 · Granted Nov 3, 2020

Estimated economic value: $231,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient and accurate return package deliveries with distributed fleet2025
Reversing bias in polymer synthesis electrode array2025
Photon generating substrates for oligonucleotide synthesis2025
Reversing bias in polymer synthesis electrode array2024
Methods and systems for facial point-of-recognition (POR) provisioning2024
Reach matrix scheduler circuit for scheduling instructions to be executed in a p2023
Performance modeling and analysis of microprocessors using dependency graphs2023
Coupling wide memory interface to wide write back paths2023
Coupling wide memory interface to wide write back paths2023
Performing speculative address translation in processor-based devices2023
Next generation network monitoring architecture2023
Executing multiple programs simultaneously on a processor core2022