Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test modes for a semiconductor memory device with stacked memory chips using a chip identification

Test modes for a semiconductor memory device with stacked memory chips using a chip identification

US Patent 10818372 · Granted Oct 27, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buffer chip, and semiconductor package including buffer chip and memory chips2025
Artificial intelligence accelerators2025
Battery pack2023
Memory device and test operation thereof2022
Semiconductor device including input/output pad2022
Semiconductor device2021
Memory systems having a plurality of memory devices and methods of training the 2021
Test modes for a semiconductor memory device with stacked memory chips using a c2021
Semiconductor device2019
Test path compensating circuit and test path compensating system2017
Method for recording information for fast accessing an area on an optical record2004
Optical disk reproducing apparatus and method having improved servo control2002