Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level integration including design/co-design, structure process, equipment stress management, and thermal management

Wafer level integration including design/co-design, structure process, equipment stress management, and thermal management

US Patent 10811305 · Granted Oct 20, 2020

Estimated economic value: $3,651,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Infrared debond damage mitigation by copper fill pattern2025
Quantum circuit with trench capacitor2024
Electronic substrate stacking2024
Multi-sensor platform for health monitoring2024
High density interconnection and wiring layers, package structures, and integrat2024
Multiple die assembly2024
3D textured composite silicon anode and fluorinated lithium compound electrochem2024
Wearable multiplatform sensor2024
Wearable multiplatform sensor2024
Silicon handler with laser-release layers2024
Selective chemical frequency modification of Josephson junction resonators2024
Thin film battery stacking2024