Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell state in a valley between adjacent data states

Memory cell state in a valley between adjacent data states

US Patent 10811090 · Granted Oct 20, 2020

Estimated economic value: $20,299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Classification of error rate of data retrieved from memory cells2025
Classification of error rate of data retrieved from memory cells2025
Memory device producing metadata characterizing applied read voltage level with 2025
Memory device producing metadata characterizing applied read voltage level with 2025
Iterative bit flip decoding utilizing different bit flip states2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Search for an optimized read voltage2025
Search for an optimized read voltage2025
Generating semi-soft bit data during corrective read operations in memory device2025
Adaptive integrity scan rates in a memory sub-system based on block health metri2025
Temperature sensor management during error handling operations in a memory sub-s2025