{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Mapping software constructs to synchronous digital circuits that do not deadlock", "item": "https://www.patentleaderboard.com/patent/10810343"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mapping software constructs to synchronous digital circuits that do not deadlock

Mapping software constructs to synchronous digital circuits that do not deadlock

US Patent 10810343 · Granted Oct 20, 2020

Estimated economic value: $184,619,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parallelized decoding of variable-length prefix codes2025
Feedback-based dynamic network flow remapping2025
Protection of data in memory of an integrated circuit using a secret token2024
Masked packet checksums for more efficient digital communication2024
High-performance microcoded text parser2024
High-performance table-based state machine2024
Generating a synchronous digital circuit from a source code construct defining a2023
Generating a synchronous digital circuit from a source code construct defining a2023
Systems and methods for nodes communicating using a time-synchronized transport 2023
Column data driven arithmetic expression evaluation2022
Protection of data in memory of an integrated circuit using a secret token2022
High-performance table-based state machine2022