Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hierarchical buffering scheme to normalize non-volatile media raw bit error rate transients

Hierarchical buffering scheme to normalize non-volatile media raw bit error rate transients

US Patent 10802907 · Granted Oct 13, 2020

Estimated economic value: $16,272,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Throttle memory as a service based on connectivity bandwidth and contents priori2025
Initial data distribution for different application processes2025
Memory as a service for artificial neural network (ANN) applications2025
Inter operating system memory services over communication network connections2025
Customized root processes for groups of applications2024
Memory chip having an integrated data mover2024
Page table hooks to memory types2024
Programmable engine for data movement2024
Intelligent content migration with borrowed memory2024
Distributed computing based on memory as a service2024
Memory system for binding data to a memory namespace2024
Mapping non-typed memory access to typed memory access2024