Home› Memory devices configured to latch data for output in response to an edge of a clock signal generated in response to an edge of another clock signal
Memory devices configured to latch data for output in response to an edge of a clock signal generated in response to an edge of another clock signal