Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Porous semiconductor handle substrate

Porous semiconductor handle substrate

US Patent 10784348 · Granted Sep 22, 2020

Estimated economic value: $32,198,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device with 2-dimensional electron gas between polar-oriented rare-ea2023
Localized strain fields in epitaxial layer over cREO2023
Integrated epitaxial metal electrodes2022
Semiconductor material having tunable permittivity and tunable thermal conductiv2022
Self-aligned collector heterojunction bipolar transistor (HBT)2022
Self-aligned collector heterojunction bipolar transistor (HBT)2022
Integrated acoustic filter on complementary metal oxide semiconductor (CMOS) die2022
Optically powered switch and method for operating an optically powered switch2022
Silicon on insulator with multiple semiconductor thicknesses using layer transfe2020
Porous silicon dicing2020
Porous silicon dicing2020
Radio frequency silicon-on-insulator integrated heterojunction bipolar transisto2020