Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dithering and calibration technique in multi-stage ADC

Dithering and calibration technique in multi-stage ADC

US Patent 10763886 · Granted Sep 1, 2020

Estimated economic value: $30,772,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing back powering in I/O circuits2024
Gate driver with feed forward control of gate current2024
Embedded tungsten resistor2019
Method and apparatus for a brown out detector2019
Method and apparatus for a brown out detector2018
Embedded tungsten resistor2018
Method and apparatus for a brown out detector2017
Frequency detector and oscillator circuit2017
Embedded tungsten resistor2015
Adding predefined offset to coarse ADC residue output to SAR2015
Offset calibration technique to improve performance of band-gap voltage referenc2014