Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Resolving timing violations in multi-die circuit designs

Resolving timing violations in multi-die circuit designs

US Patent 10747929 · Granted Aug 18, 2020

Estimated economic value: $22,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D stacked device having improved data flow2025
Software defined device variants2025
Software defined device variants2025
Random reads using multi-port memory and on-chip memory blocks2024
Random reads using multi-port memory and on-chip memory blocks2024
Time-division multiplexing (TDM) in integrated circuits for routability and runt2024
Time-division multiplexing (TDM) in integrated circuits for routability and runt2024
Random reads using multi-port memory and on-chip memory blocks2023
Random reads using multi-port memory and on-chip memory blocks2023
Sub-FPGA level compilation platform with adjustable dynamic region for emulation2023
Configurable network-on-chip for a programmable device2022
Routing in a compilation flow for a heterogeneous multi-core architecture2021