Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduction of power use during address translation via selective refresh operations

Reduction of power use during address translation via selective refresh operations

US Patent 10747449 · Granted Aug 18, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Information processing apparatus, information processing method, and recording m2025
Nonvolatile memory including intermediate buffer and input/output buffer and mem2025
Semiconductor memory device having a circuit chip bonded to a memory array chip 2025
Memory controller, memory system, and memory control method2025
Memory system2025
Memory system2025
Storage device, storage system, and control method2025
Memory system with nonvolatile semiconductor memory2025
Controller for controlling non-volatile semiconductor memory and method of contr2025
Memory system2024
Memory system including a non-volatile memory chip and method for controlling th2024
Memory system2024