{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Apparatuses and methods for subarray addressing in a memory device", "item": "https://www.patentleaderboard.com/patent/10741241"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for subarray addressing in a memory device

Apparatuses and methods for subarray addressing in a memory device

US Patent 10741241 · Granted Aug 11, 2020

Estimated economic value: $17,356,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for logic/memory devices2025
Comparison operations in memory2025
Apparatuses and methods for parallel writing to multiple memory device structure2025
Testing memory of wafer-on-wafer bonded memory and logic2025
Signal routing between memory die and logic die for performing operations2025
Memory access determination2025
Unauthorized memory access mitigation2025
Unauthorized memory access mitigation2025
Conditional write back scheme for memory2025
Conditional write back scheme for memory2025
Apparatuses and methods for ordering bits in a memory device2025
Apparatuses and methods for organizing data in a memory device2025