Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System, method and computer program product for accelerating iterative graph algorithms by memory layout optimization

System, method and computer program product for accelerating iterative graph algorithms by memory layout optimization

US Patent 10740232 · Granted Aug 11, 2020

Estimated economic value: $2,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuring a neural network using smoothing splines2025
Lamp control module consisting of base and control parts, communicating via NFC2025
Network management using hierarchical and multi-scenario graphs2025
Luminaire network system2025
Managing a network comprising multiple communication devices2024
Mirroring matrices for batched cholesky decomposition on a graphic processing un2024
Mirroring matrices for batched cholesky decomposition on a graphic processing un2024
Mirroring matrices for batched cholesky decomposition on a graphic processing un2024
ISA-based compression in distributed training of neural networks2024
ISA-based compression in distributed training of neural networks2024
Large model support in deep learning2024
Large model support in deep learning2024