Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Accelerated wafer testing using non-destructive and localized stress

Accelerated wafer testing using non-destructive and localized stress

US Patent 10739397 · Granted Aug 11, 2020

Estimated economic value: $2,122,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Reduced capacitance between power via bar and gates2025
Backside self aligned skip via2025
Backside self aligned skip via2025
Airgap spacer for power via2025
Airgap spacer for power via2025
Semiconductor passive device integration for silicon-on-insulator substrate2025
Self-forming barrier for use in air gap formation2025
Early backside first power delivery network2025
Early backside first power delivery network2025
Local interconnects having different material compositions2025
Source/drain contact at tight cell boundary2025