Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit package and a method for forming a wafer level chip scale package (WLCSP) with through mold via (TMV)

Integrated circuit package and a method for forming a wafer level chip scale package (WLCSP) with through mold via (TMV)

US Patent 10727174 · Granted Jul 28, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods suitable for the treatment of acne2025
Semiconductor device with discrete blocks2025
3D MIS-FO hybrid for embedded inductor package structure2025
Embedded resistor-capacitor film for fan out wafer level packaging2024
Embedded resistor-capacitor film for fan out wafer level packaging2024
Embedded resistor-capacitor film for fan out wafer level packaging2024
Semiconductor device with discrete blocks2023
Single side modular 3D stack up SiP with mold cavity2023
Pillared cavity down MIS-SiP2022
Pillared cavity down MIS-SiP2022
Pillared cavity down MIS-SiP2022
Method of packaging a semiconductor die2022