Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for input formatting and coefficient selection for sample rate converter in parallel implementation scheme

Techniques for input formatting and coefficient selection for sample rate converter in parallel implementation scheme

US Patent 10720904 · Granted Jul 21, 2020

Estimated economic value: $95,049,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Delay calibration for a stepped frequency continuous wave digital signal chain2023
Delay calibration for a stepped frequency continuous wave digital signal chain2023
Programmable digital loopback for RF applications2021
Bi-directional interface for device feedback2020
Open loop oscillator time-to-digital conversion2019
Debugger for wireless sensor networks2019
Signal path linearization2019
Phase control of clock signal based on feedback2019
Hood of a multi cyclone block of an air cleaner and air cleaner2017
Microprocessor-assisted calibration for analog-to-digital converter2017
Randomly sampling reference ADC for calibration2016
Efficient calibration of errors in multi-stage analog-to-digital converter2016