Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware-based virtual-to-physical address translation for programmable logic masters in a system on chip

Hardware-based virtual-to-physical address translation for programmable logic masters in a system on chip

US Patent 10719452 · Granted Jul 21, 2020

Estimated economic value: $38,561,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller cryptographic data quantization using a cache2025
Interconnect circuitry for multi-channel and multi-requester memory systems2025
Methods to extend NoC interconnect across multiple dice in 3D2025
Malicious call attack detection and mitigation2025
Key management system2025
Systems and method for automated code analysis and tagging2025
Integrated circuit transaction redundancy2025
Integrated circuit transaction redundancy2025
Dynamically influencing bandwidth2025
System and method for training a self-supervised ego vehicle2025
Localized and relocatable software placement and NoC-based access to memory cont2025
System and method for QR code based mirroring of mobile screen to computer2025