Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for dynamic buffer sizing in a computing device

System and method for dynamic buffer sizing in a computing device

US Patent 10713189 · Granted Jul 14, 2020

Estimated economic value: $17,768,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic die-to-die serial lane configuration2025
Method and system for refreshing memory of a portable computing device2025
Effective DRAM interleaving for asymmetric size channels or ranks while supporti2025
Devices and methods for safe mode of operation in event of memory channel misbeh2024
Adaptive memory error detection and correction2023
Effective DRAM interleaving for asymmetric size channels or ranks while supporti2023
Detecting power delivery network marginality in a computing device2023
Bandwidth-based selective memory channel connectivity on a system on chip2020
Dynamic adjustment of memory channel interleave granularity2020
Dynamic adjustment of memory channel interleave granularity2020
Receiver clock test circuitry and related methods and apparatuses2019
Receiver clock test circuitry and related methods and apparatuses2018