Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple channel cache memory and system memory device utilizing a pseudo-multiple port for commands and addresses and a multiple frequency band QAM serializer/deserializer for data

Multiple channel cache memory and system memory device utilizing a pseudo-multiple port for commands and addresses and a multiple frequency band QAM serializer/deserializer for data

US Patent 10713170 · Granted Jul 14, 2020

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-port SRAM system for a distributed memory pool2025
Hybrid system fabric for enabling host operating system and real-time operating 2025
System cache architecture for supporting multiprocessor architecture, and chip2025
Bus pipeline structure for die-to-die interconnect and chip2023
Serial bus with embedded side band communication2020
Differential current mode low latency modulation and demodulation for chip-to-ch2017
Phase synchronization of modulation or demodulation for QAM-based multiband TSV-2016
Self track scheme for multi frequency band serializer de-serializer I/O circuits2016
Scalable serial/de-serial I/O for chip-to-chip connection based on multi-frequen2016
Low jitter tunable voltage control oscillator with self calibration circuits to 2016
Cache memory system, and comparator and MOS analog XOR amplifier for use in the 1994
Cache memory system, and comparator and MOS analog XOR amplifier for use in the 1994