Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for synchronizing slave devices

Techniques for synchronizing slave devices

US Patent 10707984 · Granted Jul 7, 2020

Estimated economic value: $10,971,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous double data-lane DDR (ADL-DDR)2025
Systems and methods for chip operation using serial peripheral interface (SPI) w2023
Error signaling windows for phase-differential protocols2022
I2C bus architecture using shared clock and dedicated data lines2022
Batch operation across an interface2022
Pulse amplitude modulation (PAM) encoding for a communication bus2022
I3C single data rate write flow control2021
Latency optimized I3C virtual GPIO with configurable operating mode and device s2020
In-datagram critical-signaling using pulse-count-modulation for I3C bus2020
Fast termination of multilane single data rate transactions2020
Multilane heterogeneous serial bus2020
Dynamic optimal data sampling time on a multi-drop bus2020