System, method, and computer program product for over-constraint/deadcode detection in a formal verification

Assignee

• Cadence Design Systems

Inventors

• Luis Humberto Rezende Barbosa (1 patents)
• Unknown
• Caio Alves Furtado (1 patents)
• Breno Augusto Dias Vitorino (1 patents)
• Mirlaine Aparecida Crepalde (3 patents)
• Rodrigo da Silva Mantini Viana (1 patents)
• Lucas Duarte Prates (1 patents)

View full patent text on Google Patents →