Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parity check matrix generator, operating method thereof and error correction circuit using parity check matrix generated by the same

Parity check matrix generator, operating method thereof and error correction circuit using parity check matrix generated by the same

US Patent 10693498 · Granted Jun 23, 2020

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Positive electrode active material by solid phase synthesis and method for manuf2025
Air-cooling type fuel cell capable of air recirculation2025
Ink treatment apparatus and method2025
Treating vessel and liquid processing apparatus2025
Memory controller performing error correction and operating method thereof2025
Random seed generating circuit of memory system2025
Error correction decoder, storage device including error correction decoder, and2025
Memory control circuit providing die-level read retry table, memory package, and2025
Substrate treating liquid supply unit and substrate treating apparatus including2025
Method for a development environment2025
Apparatus and method for recovering data in a memory system2025
Electronic device having ECC decoder2025